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ABSTRACT
This project's objective is to develop and demonstrate an advanced high-speed
coding technology that provides substantial coding gains with limited bandwidth ex-
pansion for several common modulation types. The resulting technique is applicable
to several continuous and burst communication environments. Decoding provides a
significant gain with hard decisions alone and can utilize soft decision informa-
tion when available from the demodulator to increase the coding gain.
The hard decision codec will be implemented using a single application specific
integrated circuit (ASIC) chip. It will be capable of encoding and decoding as
well as some formatting and synchronization functions at data rates up to 300 mega-
bits per second (Mb/s) . Code rate is a function of the block length and can vary
from 7/8 to 15/16. Length of coded bursts can be any multiple of 32 that is great-
er than or equal to 256 bits. Coding may be switched in or out on a burst-by-burst
basis with no change in the throughput delay.
Reliability information, in the form of 3-bit (8-1evel) soft decisions, can be
exploited using applique circuitry around the hard decision codec. This applique
circuitry will be discrete logic in the present contract; however, ease of transi-
tion to LSI is one of the design guidelines.
This paper discusses the selected coding technique and describes its application
to some communication systems. Performance with 4, 8 and 16-ary PSK modulation is
also presented.
This work is funded by NASA Lewis Research Center under Contract #NAS3-25087;
Contract Manager: Robert Jones.
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CODING TECHNIQUE
A triple error correcting Bose-Chadhuri Hacqenghem (BCH) code was chosen as pro-
viding the best compromise between coding gain and implementation complexity. It is
possible to reach decoding speeds of 300 Mb/s with reasonable complexity using a pre-
solved approach (ref. I). A BCH codeword has a maximum length of 2m-i when defined
over the Galois field GF(2m). The minimum possible value was chosen for m (9) in or-
der to minimize hardware complexity. Twenty-seven parity bits are necessary to ob-
tain a triple error correcting code (distance=7) with m=9. A 28th parity bit is
used to simplify soft decision decoding, but provides no gain in a hard decision en-
vironment.
The number of overhead bits is padded out to 32 in order to simplify the numerol-
ogy associated with coding. These extra 4 bits are not part of the code and are
available for functions such as unique (synchronization) sequence transmission. The
result is an encoder that appends 32 bits to the end of each codeword. Unaltered da-
ta precedes these overhead bits since the code is systematic. The number of data
bits in a codeword is a multiple of 32 in the range of 224 to 480, resulting in code-
words of from 256 to 512 bits.
An arbitrary length burst may be encoded by breaking the data into the appropri-
ate number of 224 bits segments followed by one segment that can be up to 480 bits
in length. Every segment is encoded separately, effectively adding 32 bits to
each. The resulting overall code rate will be at least 7/8. Continuous mode simply
uses consecutive (288,256) codewords.
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HARD DECISION CONFIGURATION
The ASIC codec can provide encoding and hard decision decoding at data rates up
to 300 Mb/s in a stand-alone fashion, given a compatible interface. Data, both cod-
ed and uncoded, has a eight-wide interface with the codec chip (six-wide with 8-ary
modulations). This is necessary to reduce the 343 Mb/s (maximum) channel rate to
an 43 Mb/s interface rate. Also, a format generator, that directs overhead inser-
tion while holding off new data, is assumed. This implies that data is received
from the source (e.g. a queue) in bursts (at the channel rate) separated by blank
intervals that allow parity insertion. The format generator may also indicate that
the burst is not to be coded, in which case the encoder and decoder simply act as
delay lines.
Generation of fractional rate clocks and the rate buffering that would be re-
quired to accept continuous data from the source and deliver encoded data at a high-
er rate is extremely difficult with arbitrary data rates. These functions must be
provided externally if required in a specific application.
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HARD DECISION PERFORMANCE
The figures below relate to the expected bit error rate (BER) after decoding
when M-ary PSK modulation is used to communicate coded data over an additive white
guassian noise (AWGN) channel. Coding gain with hard decisions is seen to range
from 2 to 4 dB in the operational range of 10 -4 _BER _ 10 -8 . Coding gain is a
weak function of codeword length and is greatest for the shortest length (224 data
bit) codeword.
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SOFT DECISION CONFIGURATION
A Chase (ref. 2) algorithm is employed to utilize soft decision information.
Soft decision decoding requires hardware appliques as well as multiple hard deci-
sion codecs. The Chase preprocessor uses soft decision information to identify the
three least reliably received bits of each codeword . It then generates eight se-
quences by letting the three least reliable bits take on all possible values. Each
of these sequences is hard decision decoded to obtain (possibly different) esti-
mates of the true codeword. A post-processor selects the most likely of these esti-
mates by doing eight correlations, again using the soft decision information. In
addition to pre- and post-processors, additional memory to buffer reliability infor-
mation is required in the soft decision configuration.
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The Chase decoder for this project will differ from the figure above in that it
will only process four estimates. Using a 28th parity bit, performance can be main-
tained while cutting hardware complexity nearly in half by observing overall parity
condtition. It is also expected that a single ASIC chip will hold two complete
hard decision codecs.
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SOFT DECISION PERFORMANCE
The figures below relate to the expected bit error rate (BER) after decoding
when M-ary PSK modulation is used to communicate coded data over an additive white
guassian noise (AWGN) channel. Coding gain with soft decisions is from .7 to 1.4
dB greater than with hard decisions alone. The data below corresponds to a Chase
algorithm using 3 least reliable bits and analog metrics (infinite quantization).
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OBSERVATIONS
A high-speed, high-rate coding technique suitable for both burst and continuous
communication systems has been presented. It can operate as a single chip hard de-
cision codec or, with decoding appliques, can utilize soft decision information in
the decoding process. Coding gains up to 4 dB are obtained in the hard decision
mode, increasing to as much as 5.5 dB with soft decisions (at 10 -8 BER).
Error correction coding has long been considered a good means to lower the re-
quired EIRF in communication systems having unlimited bandwidth. However, high-
rate codes such as the one described are also well suited for bandwidth efficient
systems. The codec rate and interface are matched to the larger signaling alpha-
bets used for constrained bandwidth communications. Data has been given indicating
that coding gain improves slightly with increasing modulation alphabet size. Even
with the overhead required to insert parity bits, the net result is less power re-
quired to communicate a given data rate (say 300 Mb/s) over a fixed bandwidth chan-
nel (say 200 MHz) .
The coding approach is extremely flexible by design. Hard decision operation
supports several different interface modes at data rates less than 300 Mb/s. Soft
decision performance can be enhanced by increasing the number of least reliable
bits identified. Complexity of the Chase algorithm hardware can be reduced at data
rates significantly less than 300 Mb/s by using a single hard decision codec to
form multiple estimates.
It is believed that the coding approach and hardware resulting from this
project will prove useful to a varitey of high rate systems.
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